

COMPAL CONFIDENTIAL


MODEL NAME : VAW50
PCB NO : LA-A101P (DA8000WA000)
BOM P/N :
GPIO MAP: 3.0

Alpine 15"

Haswell ULT


Gerber Date : 2013-08-22


REV : 1.0

- @ : Nopop Component
- 1@ : M/B SPI ROM
- TAA@ : TAA/B SPI ROM
- CONN@ : Connector Component
- DIS@ : Discrete Pop Component
- UMA@ : UMA Pop Component
- EMI@ : EMI Component
- ESD@ : ESD Component
- RF@ : RF Component
- XDP@ : XDP Component
- eTP@ : TS eTP Component
- NeTP@ : TS non - eTP Component
-  : Short Pad

DELL CONFIDENTIAL/PROPRIETARY

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

	Compal Electronics, Inc.						
	Title						
	Cover Sheet						
	Size	Document Number			Rev		
		LA-A101P			1.0		
Date:		Monday, September 23, 2013		Sheet	1	of	65



POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	SLP A#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF	OFF
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

PM TABLE

power plane State	+5V_ALW +3.3V_ALW +3.3V_ALW_PCH +3.3V_RTC_LDO	+3.3V_SUS +1.35V_MEM	+5V_RUN +3.3V_RUN +0.675V_DDR_VTT +1.05V_RUN +VCC_CORE	+3.3V_M +1.05V_M	+3.3V_M +1.05V_M (M-OFF)
S0	ON	ON	ON	ON	ON
S3	ON	ON	OFF	ON	OFF
S5 S4/AC	ON	OFF	OFF	ON	OFF
S5 S4/AC don't exist	OFF	OFF	OFF	OFF	OFF

need to update Power Status and
PM Table

PCIE	USB3.0	SATA	DESTINATION
	USB3.0 1		JUSB1-->MB-->LEFT
	USB3.0 2		USB3.0-->IOB-->Rear Right
PCIE 1	USB3.0 3		PCIE1-->MMI PCIE
PCIE 2	USB3.0 4		USB3.0-->Docking
PCIE 3			LOM
PCIE 4			WLAN (WiGi)
PCIE 5			GPU(DIS)/Express card(UMA)
PCIE 6		SATA 3	WWAN(mSATA)/Express card(PCIE)
		SATA 2	ODD
		SATA 1	HDD
		SATA 0	DOCK


HSW ULT	USB PORT#	DESTINATION
	0	Ext Port 1(I/O) RIGHT
	1	Ext Port 2 (MB/Debug Port) LEFT
	2	USB 2.0 Switch
	3	E-DOCK1
	4	Ext Port 4 (I/O) USB2.0
	5	Camera
	6	Touch Screen
	7	USB HUB

OC#	USB Port	DESTINATION
USB_OC0#	0	IOR/B USB3.0
USB_OC1#	1	M/B USB3.0
USB_OC2#	2 (USB Switch)	USB/B USB2.0
USB_OC3#	4	IOR/B USB 2.0

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Index and Config.			
Title	LA-A101P		
Size	Document Number	Rev	1.0
Date	Monday, September 23, 2013	Sheet	3 of 65

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title	Power Rail		
Size	Document Number	Rev	
	LA-A101P	1.0	
Date:	Monday, September 23, 2013	Sheet	4 of 65


SMBUS Address [0x9a]








KBC






MEC 5075












DP HUB <-----

HDMI <-----

Intel check list has updated correctly


[21]	DDI1_LANE_N0	<<<	DDI1_LANE_P0	C54	DDI1_TXN0
[21]	DDI1_LANE_P0	<<<	DDI1_LANE_N1	C55	DDI1_TXP0
[21]	DDI1_LANE_N1	<<<	DDI1_LANE_P1	C58	DDI1_TXN1
[21]	DDI1_LANE_P1	<<<	DDI1_LANE_N2	B55	DDI1_TXP1
[21]	DDI1_LANE_N2	<<<	DDI1_LANE_P2	A55	DDI1_TXN2
[21]	DDI1_LANE_P2	<<<	DDI1_LANE_N3	A57	DDI1_TXP2
[21]	DDI1_LANE_N3	<<<	DDI1_LANE_P3	B57	DDI1_TXN3
[21]	DDI1_LANE_P3	<<<	DDI1_LANE_N0	C54	DDI1_TXP3
[23]	TMDS_N2	<<<	TMDS_N2	C51	DDI2_TXN0
[23]	TMDS_P2	<<<	TMDS_P2	C50	DDI2_TXP0
[23]	TMDS_N1	<<<	TMDS_N1	C53	DDI2_TXN1
[23]	TMDS_P1	<<<	TMDS_P1	B54	DDI2_TXP1
[23]	TMDS_N0	<<<	TMDS_N0	C49	DDI2_TXN2
[23]	TMDS_P0	<<<	TMDS_P0	B50	DDI2_TXP2
[23]	TMDS_CLK#	<<<	TMDS_CLK#	A53	DDI2_TXN3
[23]	TMDS_CLK	<<<	TMDS_CLK	B53	DDI2_TXP3




C45	EDP_CPU_LANE_N0	>>>	EDP_CPU_LANE_N0	[20]
B46	EDP_CPU_LANE_P0	>>>	EDP_CPU_LANE_P0	[20]
A47	EDP_CPU_LANE_N1	>>>	EDP_CPU_LANE_N1	[20]
B47	EDP_CPU_LANE_P1	>>>	EDP_CPU_LANE_P1	[20]
C47	EDP_TXN2			
C46	EDP_TXP2			
A49	EDP_TXN3			
B49	EDP_TXP3			
A45	EDP_CPU_AUX#	>>>	EDP_CPU_AUX#	[20]
B45	EDP_CPU_AUX	>>>	EDP_CPU_AUX	[20]
D20	EDP_COMP			
A43	EDP_DISP_UTIL			

COMPENSATION PU FOR eDP

follow intel feedback




CAD Note: Trace width=20 mils ,Spacing=25mil,
Max length=100 mils.



reference 0.55 design chane log WW23_2

[12,25] HDD_FALL_INT



[20]	EDP_BIA_PWM	<<<	EDP_BIA_PWM	B8	EDP_BKLCCTL
[20]	PANEL_BKLEN	<<<	PANEL_BKLEN	A9	EDP_BKLEN
[20,37]	ENVDD_PCH	<<<	ENVDD_PCH	C6	EDP_VDDEN
[26]	ODD_DA#	>>>	ODD_DAI#	U6	PIRQA/GPIO77
[12,37,60,62]	DGPU_PWROK	>>>	DGPU_PWROK	P3C	PIROB/GPIO78
		>>>	PIROQ TPM	N4C	PIROC/GPIO79
		>>>	PIROQ	N2C	PIROD/GPIO80
		>>>	PIROQ	A4C	PME
		>>>	TOUCHPAD_INTR#	U7	GPI055
[12]	TOUCH_RST_N_GYRO_INT1	<<<	TOUCH_RST_N_GYRO_INT1	L1	GPI052
[49]	DGPU_PWR_EN	<<<	DGPU_PWR_EN	L3	GPI054
[60]	DGPU_CORE_EN	<<<	DGPU_CORE_EN	R5	GPI051
		<<<	CODEC_IRQ	L4	GPI053



B9	CPU_DPB_CTRLCLK			
C9	CPU_DPB_CTRLDAT			
D9	TMDS_DDC_SCL	>>>	TMDS_DDC_SCL	[23]
D11	TMDS_DDC_SDA	>>>	TMDS_DDC_SDA	[23]
C5	CPU_DPB_AUX#	<<<	CPU_DPB_AUX#	[21]
B6	CPU_DPC_AUX#	<<<	CPU_DPB_AUX#	[21]
B5	CPU_DPB_AUX	<<<	CPU_DPB_AUX	[21]
A6	CPU_DPC_AUX	<<<	CPU_DPB_AUX	[21]
C8	DPB_HPD	<<<	DPB_HPD	[21]
A6	TMDS_HPD	<<<	TMDS_HPD	[23]
D6	EDP_CPU_HPD	<<<	EDP_CPU_HPD	[20]

Intel WW18 Strapping option

Intel WW18 Strapping option



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Title	MCP(5/12) DDI,EDP,GPIO			Rev
Size	Document Number	LA-A101P		1.0
Date:	Monday, September 23, 2013	Sheet	10	of 85

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


[42] PEG_GTX_C_HRX_N[0..3] >> PEG_GTX_C_HRX_N[0..3]
[42] PEG_GTX_C_HRX_P[0..3] >> PEG_GTX_C_HRX_P[0..3]
[42] PEG_HTX_C_GRX_N[0..3] >> PEG_HTX_C_GRX_N[0..3]
[42] PEG_HTX_C_GRX_P[0..3] >> PEG_HTX_C_GRX_P[0..3]

[32] PEG_GTX_C_HRX_N0_M >> PEG_GTX_C_HRX_N0_M R101 1 UMA@ 2 0.0402 5%-D PEG_GTX_C_HRX_N0_R
[32] PEG_GTX_C_HRX_P0_M >> PEG_GTX_C_HRX_P0_M R100 1 UMA@ 2 0.0402 5%-D PEG_GTX_C_HRX_P0_R
[32] PEG_HTX_C_GRX_N0_M >> PEG_HTX_C_GRX_N0_M R102 1 UMA@ 2 0.0402 5%-D PEG_HTX_C_GRX_N0
[32] PEG_HTX_C_GRX_P0_M >> PEG_HTX_C_GRX_P0_M R104 1 UMA@ 2 0.0402 5%-D PEG_HTX_C_GRX_P0



11 OF 19

Rev1p2



DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.

Title		MCP(6/12) PCIE,USB	
Size	Document Number	LA-A101P	Rev 1.0
Date:	Monday, September 23, 2013	Sheet 11	of 65

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




CFG STRAPS for CPU










EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKE

CFG0	1:(Default) Normal Operation; No stall 0: Lane Reversed
------	--



PCH/PCH LESS MODE SELECTION

CFG1	1:(Default) Normal Operation 0: Lane Reversed
------	--



SAFE MODE BOOT

CFG10	1: POWER FEATURES ACTIVATED DURING RESET 0: POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED
-------	--

NO SVID PROTOCOL CAPABLE VR CONNECTED

CFG9	1: VRS support SVID protocol are present 0: No VR support SVID is present The chip will not generate(OR Respond to) SVID activity
------	---

ALLOW THE USE OF NOA ON LOCKED UNITS

CFG8	1: Enable(Default): Noa will be disable in locked units and enable in un-locked units 0: Enable Noa will be available pegardless of the locking of the unit
------	--

Display Port Presence Strap


CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port
------	--

DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.	
MCP(8/12) CFG, RSVD	
Size	Document Number
LA-A101P	
Date:	Monday, September 23, 2013
Sheet	13 of 65
Rev	1.0

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Package Daisy Chain:

1. B2-PKG-C1-PCB-C2-PKG-B3-PCB-A3-PKG-A4
2. A62-PKG-A61-PCB-B61-PKG-B62-PCB-B63-PKG-A60
3. AY60-PKG-AW61-PCB-AY61-PKG-AW62-PCB-AY62-PKG-AW63
4. AW1-PKG-AW3-PCB-AY3-PKG-AW2-PCB-AY2-PKG-AV1







PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Title	MCP(9/12) TP,RSVD		
Size	Document Number	Rev	
	LA-A101P	1.0	
Date:	Monday, September 23, 2013	Sheet	14 of 65






SVID ALERT



SVID DATA




VCC_SENSE






PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title			
MCP(10/12) Power			
Size	Document Number	Rev	
	LA-A101P	1.0	
Date:	Monday, September 23, 2013	Sheet	15 of 65






PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.			
Title			
MCP(12/12) VSS			
Size	Document Number	Rev	1.0
LA-A101P			
Date:	Monday, September 23, 2013	Sheet	17 of 85



Layout Note:
Place near JDIMM2



Place near JDIMM2.203,204



PLACE THE CAP NEAR TO
DIMM RESET PIN

Compal Electronics, Inc.

DDRIII-SODIMM SLOT2

LA-A101P


1.0

LA-A10
Monday, September 22, 2010

Year	1990	1995	2000	2005	2010
Population (millions)	1.2	1.5	1.8	2.1	2.4
GDP (billions of dollars)	0.5	1.0	1.5	2.0	2.5
Life expectancy (years)	55	60	65	70	75




CRT SW for MB/DOCK




SEL1/SEL2	Chanel	Source
0	A=B1	MB
1	A=B2	APR/SPR

USB 2.0 Switch



Touch Screen Connector



D

C

B

A

D

C

B

A

[10] TMDS_CLK

[10] TMDS_CLK#

[10] TMDS_P0





[10] TMDS_N0

[10] TMDS_P1

[10] TMDS_N1

[10] TMDS_P2

[10] TMDS_N2



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title			
HDMI Conn			
Size	Document Number	Rev	
	LA-A101P	1.0	
Date:	Monday, September 23, 2013	Sheet	23 of 65


AUX/DDC SW for DPB to E-DOCK

The schematic diagram illustrates the AUX/DDC SW for DPB to E-DOCK. The central component is the PIC3125LEX_TSSOP14-D microcontroller (U11). The circuit includes the following components and connections:

- Capacitors:**
 - C94: 0.1u_0402 10V7K-D, connected to SW_DPB_AUX and DPB_DOCK_AUX.
 - C95: 0.1u_0402 10V7K-D, connected to SW_DPB_AUX# and DPB_DOCK_AUX#.
 - C93: 0.1u_0402_25V6K-D, connected to +3.3V_RUN and VMM_DPB_CTRLCLK.
- Resistor:**
 - R161: 100K_0402_5%-D, connected to +3.3V_RUN and DPB_CA_DET#.
- Microcontroller (U11):**
 - Pin 1 (BE0/A0) is connected to SW_DPB_AUX.
 - Pin 2 (B0) is connected to DPB_DOCK_AUX.
 - Pin 4 (BE1/A1) is connected to SW_DPB_AUX#.
 - Pin 5 (B1) is connected to DPB_DOCK_AUX#.
 - Pin 7 (GND) is connected to ground.
 - Pin 14 (VCC/BE3) is connected to +3.3V_RUN.
 - Pin 13 (A3) is connected to VMM_DPB_CTRLCLK.
 - Pin 12 (B3) is connected to VMM_DPB_CTRLDAT.
 - Pin 11 (BE2) is connected to VMM_DPB_CTRLCLK.
 - Pin 10 (B2) is connected to VMM_DPB_CTRLDAT.
 - Pin 9 (A2) is connected to VMM_DPB_CTRLDAT.
 - Pin 8 (B2) is connected to VMM_DPB_CTRLDAT.
- Other Components:**
 - Q133: A MOSFET connected to DPB_CA_DET and DPB_CA_DET#.

AUX/DDC SW for DPC to E-DOCK




The schematic diagram illustrates the AUX/DDC SW for DPC to E-DOCK. The circuit is powered by a +3.3V_RUN supply. A 0.1uF capacitor (C98) is connected to the supply. The circuit includes a MOSFET (Q135) controlled by the DPC_CA_DET signal. The MOSFET's gate is connected to the DPC_CA_DET signal, and its source is connected to ground. The drain is connected to the DPC_DOCK_AUX signal. The DPC_DOCK_AUX signal is also connected to the BE0 pin of the U13 component. The DPC_DOCK_AUX# signal is connected to the BE1 pin of the U13 component. The U13 component is a PI3C3125LEX_TSSOP14-D. The circuit also includes a 100k resistor (R164) connected to the DPC_CA_DET signal. A 0.1uF capacitor (C99) is connected to the DPC_DOCK_AUX# signal. The circuit is connected to the DPC_DOCK_AUX and DPC_DOCK_AUX# signals, which are connected to the BE0, BE1, and BE2 pins of the U13 component. The U13 component is a PI3C3125LEX_TSSOP14-D. The circuit also includes a 3.3V_RUN supply and a 0.1uF capacitor (C99).





DELL CONFIDENTIAL/PROPRIETARY



Title			
DP SW DP125			
Size	Document Number		Rev
	LA-A101P		1.0
Date:	Monday, September 23, 2013	Sheet 24 of 65	



X-Build Change



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.



HDD CONN			
Title	HDD CONN		
Size	Document Number	Rev	
LA-A101P		1.0	
Date	Monday, September 23, 2013	Sheet	25 of 65

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

ODD power



Footprint

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Title		ODD module	
Size	Document Number	LA-A101P	
Date:	Monday, September 23, 2013	Sheet	26 of 65

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Internal Speakers Header

40 mils trace keep 10 mil spacing



DVDD_IO should match with HDA Bus level




EMI

ESD


Place R142 close to codec



Place closely to Pin 13.





Place closely to Pin 14







Realtek feedback
Prevent the Noise from Combo Jack
while system entry into S3 / S4 / S5
(for Global Headset)

BITCLK: Audio serial data bus bit clock input/output
LRCLK: Audio serial data bus word clock input/output





Notes:

Keep PVDD supply and speaker traces routed on the DGND plane.
Keep away from AGND and other analog signals





DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title	Azalia (HD) Codec - ALC3226		
Size	Document Number	LA-A101P	
Date	Monday, September 23, 2013	Sheet	27 of 85

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



LAN ANALOG SWITCH



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.


LAN Lewisville / LAN SW

LA-A101P


Date: Monday, September 23, 2013 Sheet 28 of 65

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.








FMC: Mini WWAN/LTE H=8



uSIM Card Push-Push




HMC: Mini WLAN/WiGi/BT H=4



PWR Rail	Voltage Tolerance	Primary Power		Aux Power
		Peak	Normal	Normal
+3.3V	+/-9%	1000	750	
+3.3Vaux	+/-9%	330	250	250 (Wake enable) 5 (Not wake enable)

LED control circuit



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Mini Card/SIM Card


LA-A101P

Date: Monday, September 23, 2013 Sheet 31 of 65



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

EXP/FMC PCIe clock/REQ Switch

COIN RTC Battery



B \ S	EXPRESS_DET#
EXPCLK_REQ#	0
FMCCCLK_REQ#	1




EXPRESS <----- [36]
 WWAN FMC <----- [31]



SEL	Destination
0	EXP_PCIE
1	mSATA

UMA@ Co-Layout with PI2DBS6212 PCIe/SATA SW





DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION/DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

		Compal Electronics, Inc.	
		RTC Batt/PCIE SATA SW	
Size	Document Number	Rev	
	LA-A101P	1.0	
Date:	Monday, September 23, 2013	Sheet	32 of 65

USB 3.0 Re-driver for IOB





Pericom (Main) SA00006WV00	Parade (2nd) SA00005OR20
POP: R2634	POP: R2636,R2637,R2628, R2630,R2631,R2633,
POP: R2644 (SD034499180)	POP: R2644 (SD028430180)


A channel EQ 3db DE -3.5db	A channel EQ9.5 DE 5
B channel EQ 6db DE -3.5db	B channel EQ13 DE 5

X-Build Change

Co-Layout with PS8713B USB3.0 re-driver



Ext USB3 Port 1



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.

USB on MB/Redriver













Number
LA-A101P

Date: Monday, September 23, 2013 Sheet 34 of 65

Rev
1.0



Close to DOCK
Its for Enhance ESD on dock issue.




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
E series Dock Connector			
LA-A101P			
Date:	Monday, September 23, 2013	Sheet	35 of 65

USB BOARD Conn.



Close to JIO1



+3.3V_LAN

+5V_RUN



+5V_ALW

Place close to JIO1.4


Place close to JIO1.2

Place close to JIO1.1



MEDIA BOARD Conn.




Express/Smart Card Conn.




Link CIS



POWER BOARD Conn.



LED EXTERNAL BOARD Conn.



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.


I/O Conn

LA-A101P

Date: Monday, September 23, 2013 Sheet 36 of 65

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






5075 Setting for Thermal Design

Thermal diode mapping

5075 Channel	Location
DP1/DN1	CPU(OTP)
DP2/DN2	Skin
DP3/DN3	SO-DIMM
DP4/DN4	HDD









1: Channel 1 will provide Thermistor Readings
0: Channel 1 will provide Diode Readings


R392	C366	REV
240K	4700p	X00
130K	4700p	X01(PT1)
62K	4700p	X01(PT2)
33K	4700p	X02
8.2K	4700p	A00
4.3K	4700p	
2K	4700p	
1K	4700p	

BOARD_ID rise time is measured from 5%~68%.

CHIPSET_ID for BID function



RSMRST circuit



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Title		KB/TP/RSMRST	
Size		LA-A101P	
Date		Monday, September 23, 2013	
Sheet		39 of 65	
Rev		1.0	

+1.05V_MODPHY source




DC/DC Interface


+3.3V_ALW_PCH/+1.05V_RUN source



+3.3V_SUS/+3.3V_M source



+3.3V_RUN/+5V_RUN source



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.








DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



POWER CONTROL

LA-A101P







Date: Monday, September 23, 2013 Sheet 40 of 65



Lid has been moved to DB.



LED Circuit Control Table		
	SYS_LED_MASK#	LID_CL#
Mask All LEDs (Sniffer Function)	0	X
Mask Base MB LEDs (Lid Closed)	1	0
Do not Mask LEDs (Lid Opened)	1	1



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title: PAD & ME & LED

Size: Document Number LA-A101P

Date: Monday, September 23, 2013 Sheet 41 of 65

[11] PEG_HTX_C_GRX_P[0..3] >> PEG_HTX_C_GRX_P[0..3]
[11] PEG_HTX_C_GRX_N[0..3] >> PEG_HTX_C_GRX_N[0..3]
[11] PEG_GTX_C_HRX_P[0..3] >> PEG_GTX_C_HRX_P[0..3]
[11] PEG_GTX_C_HRX_N[0..3] >> PEG_GTX_C_HRX_N[0..3]

[12] DGPU_HOLD_RST# >> DGPU_PEX_RST# [45]
[9] PLTRST_GPU# >> DGPU_PEX_RST#


CLK_REQ

[7] PEG_A_CLKREQ# << CLKREQ_GPU#

PEG GTX C HRX P0 0.1U 0402 10V7K-D DIS@ 1 2 CV2402 PEG GTX HRX P1
PEG GTX C HRX N0 0.1U 0402 10V7K-D DIS@ 1 2 CV2403 PEG GTX HRX N0
PEG GTX C HRX P1 0.1U 0402 10V7K-D DIS@ 1 2 CV2404 PEG GTX HRX P1
PEG GTX C HRX N1 0.1U 0402 10V7K-D DIS@ 1 2 CV2405 PEG GTX HRX N1
PEG GTX C HRX P2 0.1U 0402 10V7K-D DIS@ 1 2 CV2406 PEG GTX HRX P2
PEG GTX C HRX N2 0.1U 0402 10V7K-D DIS@ 1 2 CV2407 PEG GTX HRX N2
PEG GTX C HRX P3 0.1U 0402 10V7K-D DIS@ 1 2 CV2408 PEG GTX HRX P3
PEG GTX C HRX N3 0.1U 0402 10V7K-D DIS@ 1 2 CV2401 PEG GTX HRX N3
PEG HTX C GRX P0 0.1U 0402 10V7K-D DIS@ 1 2 CV2402 PEG HTX C GRX N0
PEG HTX C GRX P1 0.1U 0402 10V7K-D DIS@ 1 2 CV2404 PEG HTX C GRX N1
PEG HTX C GRX P2 0.1U 0402 10V7K-D DIS@ 1 2 CV2406 PEG HTX C GRX N2
PEG HTX C GRX P3 0.1U 0402 10V7K-D DIS@ 1 2 CV2408 PEG HTX C GRX N3


COMMON	
1/14 PCI_EXPRESS	GK208/GF117/GF119
PEX_WAKE	NC
PEX_RST	AC7
PEX_CLKREQ	AC8
PEX_IOWDD	AA22
PEX_IOWDD	AB23
PEX_IOWDD	AC24
PEX_IOWDD	AD25
PEX_IOWDD	AE26
PEX_IOWDD	AF27
PEX_TX0	AC9
PEX_TX0	AB9
PEX_RX0	AG6
PEX_RX0	AG7
PEX_TX1	AB10
PEX_TX1	AC10
PEX_RX1	AF7
PEX_RX1	AF8
PEX_TX2	AD11
PEX_TX2	AC11
PEX_RX2	AE9
PEX_RX2	AF9
PEX_TX3	AC12
PEX_TX3	AB12
PEX_RX3	AG8
PEX_RX3	AG10
PEX_TX4	AB13
PEX_TX4	AC13
PEX_RX4	AF10
PEX_RX4	AE10
PEX_TX5	AD14
PEX_TX5	AC14
PEX_RX5	AE12
PEX_RX5	AF12
PEX_TX6	AB15
PEX_TX6	AC15
PEX_RX6	AG12
PEX_RX6	AG13
PEX_TX7	AB16
PEX_TX7	AC16
PEX_RX7	AF13
PEX_RX7	AE13
PEX_TX8	AD17
PEX_TX8	AC17
PEX_RX8	AG15
PEX_RX8	AG16
PEX_TX9	AB18
PEX_TX9	AC18
PEX_RX9	AG17
PEX_RX9	AG18
PEX_TX10	AD19
PEX_TX10	AC19
PEX_RX10	AG19
PEX_RX10	AG20
PEX_TX11	AB20
PEX_TX11	AC20
PEX_RX11	AG21
PEX_RX11	AG22
PEX_TX12	AD21
PEX_TX12	AC21
PEX_RX12	AG23
PEX_RX12	AG24
PEX_TX13	AB22
PEX_TX13	AC22
PEX_RX13	AG25
PEX_RX13	AG26
PEX_TX14	AD23
PEX_TX14	AC23
PEX_RX14	AG27
PEX_RX14	AG28
PEX_TX15	AB24
PEX_TX15	AC24
PEX_RX15	AG29
PEX_RX15	AG30
GF119	GK208

NT4M-GE-S-A2_FCBGA595-D




Security Classification	Compal Secret Data	Title	
Issued Date	2011/07/15	Deciphered Date	2012/07/15
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Document Number
		Monday, September 23, 2013	LA-A101P
		Sheet	Rev
		42	1.0


IFPA/B




IFPE/F





DAC_A



IFPC








IFPD



VGA_THERMDN and VGA_THERMDP:
 1. 5mil track width and spacing
 2. 5mil grounded guard tracks width and spacing
 3. ground referenced
 4. Connect guard tracks to pin5

For Boundary
Scan using.







Memory Partition A - Lower 32 bits [31..0]

VRAM P/N changes to Micron 900Mhz
MT41K256M16HA-107G:E

VRAM P/N changes to Micron 900Mhz
MT41K256M16HA-107G:E










A15 is not required for any x16 device, even up to 4Gb density.

A15 is only needed if we support x8 configurations, and only at 4Gb.

Memory Partition A - Upper 32 bits [64..32]

```
VRAM P/N changes to Micron 900Mhz
MT41K256M16HA-107G:E
```

```
VRAM P/N changes to Micron 900Mhz
MT41K256M16HA-107G:E
```





A15 is not required for any x16 device, even up to 4Gb density.


A15 is only needed if we support x8 configurations, and only at 4Gb.

Security Classification	Compal Secret Data			Compal Electronics, Inc. VRAM DDR3 A Upper		
Issued Date	2011/07/15	Deciphered Date	2012/07/15	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RECD TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-A10IP	Rev	1.0
Date				Monday, September 23, 2013	Sheet	48 of 65

GPU Power Discharge Path




+3.3VRUN to +3.3V_RUN_GFX




+1.05V_MP to +1.05V_PEX_VDD


GPU Power Up Power Rail Sequence




GPU Power Down Sequence



GPU Power Up Sub-system Sequence



GPU Power Down Sub-system Sequence




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/15	Deciphered Date	2012/07/15	Title	VGA <u>DC/DC</u> Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
				Date: Monday, September 23, 2013	Sheet 49 of 65

BLANK PAGE

DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

			Compal Electronics, Inc.		
Title			BLANK PAGE		
Size	Document Number		Rev		
	LA-A101P		1.0		
Date:	Monday, September 23, 2013		Sheet	50	of 65

EMI (47.1)

Primary Battery Connector

37.1

EMI (47.1)

Others (37.1)
PWR support

Dell feature: ESD&EMI

PSID circuit (39.1)
Adapter Battery support
Dell feature

Dell feature: Support dock

DC_IN+ Source

Dell feature
peak power

EMI (47.1)

Charger (40.2)


EMI (47.1)

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.			
+DCIN			
Size	Document Number	LA-A101P	
Date: Monday, September 23, 2013	Sheet	51	of 65

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Compal Electronics, Inc.

PWR +5V ALW/3.3V ALW

Title	Document Number		Rev
Size	LA-A101P		1.0
Date:	Monday, September 23, 2013	Sheet	52 of 65

1.35Volt +/- 5%
TDC: 7.2 A
Peak Current: 10.3 A
OCP current: 12.24 A
Rds(on): 14.5m ohm typ
Fsw

0.675Volt +/- 5%
TDC 0.525A
Peak Current 0.75A
OCP Current 0.8925A




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title			PWR +1.35V MEN/+0.675V_DDR
Size	Document Number	Rev	
LA-A101P			1.0
Date:	Monday, September 23, 2013	Sheet	53 of 65


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title			
PWR +1.05V TTP			
Size	Document Number		Rev
	LA-A101P		1.0
Date:	Monday, September 23, 2013		Sheet 54 of 65

1.5Volt
Frequency 1MHz
TDC 0.65A
Peak Current 0.93A
OCP current 3.5A (Fix)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	<Issued_Date>	Deciphered Date	<Deciphered_Date>	Title	PWR_1.5V_RUN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				Date:	Monday, September 23, 2013
				Sheet	55 of 65
				Rev	1.0




DELL CONFIDENTIAL/PROPRIETARY


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
PWR +VCC_CORE			
File	Document Number	Rev	
	LA-A101P	1.0	
Date	Monday, September 23, 2013	Sheet	56 of 65


+VCC_CORE




DELL CONFIDENTIAL/PROPRIETARY


		
Compal Electronics, Inc.		
Title		
PWR PROCESSOR DECOUPLING		
Size	Document Number	Rev
	LA-A101P	1.0
Date:	Monday, September 23, 2013	Sheet 57 of 65

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

			
Compal Electronics, Inc.			
PWR GPU DECOUPLING			
Size	Document Number	LA-A101P	Rev 1.0
Date: Monday, September 23, 2013	Sheet 61	of 65	



Change PC707 from SGA00000Y0L to SGA00000Y80
12/13

SSI: 1.5V
After PT change to 1.35V

+VDDRP (1.35V)
TDC 2.94A
Peak Current 4.2A
OCP current 5A
Rds(on):13.5m ohm typ
Fsw 290 kHz when Rrf=470 Kohm

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.			
Title		PWR +1.5VDDR	
Size	Document Number	Rev	
	LA-A101P	1.0	
Date:	Monday, September 23, 2013	Sheet	62 of 65

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	58	Adapter Protection Circuit	2013/1/30	Power	PC432 220pF is not popular part	Change to 0402 size	X00
2	59	P59-PWR_Selector	2013/2/4	Power	Battery voltage leakage to docking if only battery	Add: PD513, PQ526, PR565, PR540, PQ527, PU506, PC515	X00
3	56	Vcore fine tune	2013/2/7	Power	Vcore fine tune	Modify: PR306, PR301, PR333, PR328, PR325, PR322, PL300	X00
4	57	Vcorecapacitor reduce	2013/2/7	Power	Vcore output capacitor reduce	NC: PC364, PC371, PC378, PC385, PC386	X00
5	58	Charger	2013/2/18	Power	Reserve H_PROCHOT# delay time fine tune by soft ware	Add "MODULE_BATT_PRES#" and PR454(Cancel 3/19)	X00
6	59	P59-PWR_Selector	2013/2/26	Power	Adjust divider resistor for MOSFET	Change from 240K to 100K: PR503, PR528, PR544, PR565	X00
7	59	P59-PWR_Selector	2013/2/26	Power	Adjust divider resistor for MOSFET	Change from 47K to 240K: PR501, PR524, PR535, PR540	X00
8	59	P59-PWR_Selector	2013/2/26	Power	SUT will unexpected shut down if un-docking during S0/S3	Add: PQ528, PR566	X00
9	51	"PBAT_PRES#" ESD fail	2013/3/4	Power	ESD PD1 fail, even connect 3.3V to VBUS pin	Change PD1 to PD1, PD2(TVNST52302AB0)	X00
10	59	P59-PWR_Selector	2013/3/6	Power	SB903380020 FDN338P derating fail	PQ500, PQ517,PQ520,PQ522,PQ526 change to SB000007900, PQ1change to SB000009300	X00
11	51	PC5 down size	2013/3/12	Power	PC5 down size	Change PC5 from 0805 to 0603 size	X00
12	51,59	AC_DIS# net change	2013/3/12	Power	AC_DIS# should high enable, not low enable	AC_DIS# change to AC_DIS	X00
13		EMC open issue	2013/3/18	Power	Add parts for EMI	PR606,PC615, PR632, PC628, PR706, PC705, PR324, PC307	X00
14	60, 62	PU600, PU601 VCC	2013/3/19	Power	DIS S3 power consumption voer 200mW	Add PR630 PR711, PR710 for reserve +5V_RUN	X00
15	61	Change DGPU output cap	2013/3/19	Power	EA test fail- 15"	Change PC683,PC684	X00
16	62	GPU DDR change to 1.35V	2013/3/19	Power	Change VDDR output voltage from 1.5V to 1.35V	Change PR707 from 11.5K to 9.1K	X00
17	54	+1.05V dynamic load test	2013/3/19	Power	+1.05V dynamic load over spec	Change PL150 from 1uH to 0.68uH	X00
18	58	Change output chock	2013/3/20	Power	Same as 14" for height limit	Charger output choke change to 2.2uH	X00
19	60	0 ohm resistor	2013/3/21	Power	0 ohm 1% vender is not correct in ISPD	Change PR621 0ohm from 1% to 5%	X00
20	54	1.05V dynamic over spec	2013/3/21	Power	1.05V dynamic over spec	Change PL150 from 1uH to 0.68uH	X00
21	59	Modify for Peak power	2013/3/21	Power	Modify schematic	PQ529, PQ518, PR527 and PR567	X00
22	52	Del +5V_ALWP output cap co-layput	2013/5/7	Power	PL52, PL53 two choke placement too closely issue.	Del PC66 and fine tune PL52/53 location	X01
23	62	DGPU DDR voltage fine tune	2013/5/10	Power	VRAM 1.35V output fine tune from 1.342V to 1.36V	PR707 change from 9.1K to 9.31K	X01
24	60	DGPU core output ripple	2013/5/10	Power	Output ripple with a low frequence ripple	+PWR_SRC do not include feedback via	X01
25	51	15" 組裝問題	2013/5/10	Power	PC9 short battery latch snap	Move location	X01
26	56	15" Vcore find tune	2013/5/29	Power	14" Vcore find tune for LL and DIMON	PR322=4.53K->2.43K; non-POP:PC379, PC388; POP:PC365, PC366	X02
27	59	Selector	2013/5/30	Power	For 3V/5V volgate level, change VDS rating from 30V to 20V	PQ1, PQ518 change to 20V rating DMG2301U-7_SOT23-3	X02
28	62	Thermal de-ratgin issue	2013/5/29	Power	MLCC are exceeded derating criteria (75C)	Change to X6S/X7R: PC600, PC601, PC604, PC605, PC674	X02
29	59	Change part number	2013/6/6	Power	Part number ~N0 is for other customer	SE043474KN0 change to SE043474K80	X02
30	NA	15" NPI report request(,6/6)	2013/6/7	Power	Component pad too small	PL100/PL52/PL53/PL150 pad ?度change from 8 to 8.4mm	X02
31	NA	15" NPI report request(,6/6)	2013/6/7	Power	Co-lay need select 1 component	Del NC: PC681, PC682, PJP1,PL301,PC707, PC110, PC64,PJP400, PL600, PJP51	X02

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

**Compal Electronics, Inc.**

Title		EE PIR(1)	
Size	Document Number	LA-A101P	
Date	Monday, September 23, 2013	Sheet	64 of 85

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	27	Change to bead	2013/08/02	EMI	Populate bead 70 ohm(BLM15AG700SN1) on R137 and R139		1.0
2	27	音壓測試fail	2013/08/02	Safety	R162 , R166 change from 9.1 ohm to 18 ohm		1.0
3	9, 44	Change to short-pad	2013/08/02	EE	Location : RC194,RC204,RC208,RC209, RV2404		1.0
4	28	Change CPN	2013/08/02	EE	Type change to T & R	SA000066W4L	1.0
5	34	USB3.0 Re-driver	2013/08/02	EE	Pull-up and Pull-down resister	R2628, R2629, R2630, R2631, R2633, R2634, R2635, R2636, R2637, R2644	1.0
6	18, 19 31	Del Cap	2013/08/02	EE	Delete Co-Lay cap	C810, CD100, CD101	1.0
7	25	Modify footprint	2013/08/14	EE	Location : JSATA1	NPI	1.0
8	41	銅柱 Size	2013/08/22	EE	Location : H1, H2, H3, H4, H5, H6		1.0
9	16	BT issue	2013/08/22	EE	Add 0.47uF between "+PCH_VCCDSW3_3" and "+PCH_VCCDSW"	C413	1.0
10	36	EMI Request	2013/08/22	EMI	Add D2 on "Sleeve" & "Ring2" and connect to DGND		1.0
11	41	LED resister	2013/08/22	EE	Change to 300 ohm	R429, R433, R436, R438, R436	1.0
12	41	POWER BOTTON		EE	Un-pop power botton.	SW6	1.1

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.			
Title		EE PIR(1)	
Size	Document Number	Rev	
	LA-A101P	1.0	
Date:	Monday, September 23, 2013	Sheet	65 of 65